Measurements on a prototype chip, implemented in a 150nm logic process technology, validate the theories for two sub-1V MOS reference current generator circuits and show that -2X reduction in current variation is achievable across extremes of both process and temperature.
INTRODUCTION
Designs in low-voltage deep-submicron CMOS technologies require on-chip reference current generators to properly bias various integrated analog circuit components. Scaled-bandgap [I] or MOS-based voltage reference circuits can function with sub-1 V supplies. However, they require off-chip precision resistors (one resistor for each bias current generated) and/or on-chip circuitry [7] for voltage-to-current conversion and reference current distribution to different parts of the chip. Off-chip resistors consume I/O pins and increase system cost. Additionally, many of these circuits do not provide sufficient immunity against process variations as they depend on threshold voltage cancellation schemes [2] .
Ideally, a current reference generator should be small enough to be instantiated once locally for each analog block. This avoids the IR-drop, noise and/or current mirroring mismatch associated with a chip-wide reference current distribution network. Several sub-1 V MOS current reference generators that meet this criterion Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To by avoiding explicit voltage references and off-chip resistors have been reported in the past for providing either temperature invariance [3-41 or process compensation [5] , but not both.
In this paper, we propose two MOS reference current generator circuits ( Fig. 1 ) to provide immunity against both temperature and process variations in low-voltage, deep-submicron CMOS technologies, Neither of these techniques requires an off-chip resistor and the reference currents can be generated locally in different parts of the chip. The fixed-voltage (FV) technique uses constant voltage generators derived from scaled-bandgap voltage reference circuits 113. The scaled-VTo (SV) technique, where VTO is the device threshold voltage at absolute zero temperature, does not require voltage references. Both of these techniques use current-based subtraction. They have been implemented on a prototype chip in a 150nm logic process technology (Fig. 2) . Reference current generation theories for both of these schemes are described. The theories are tested and validated using measured device I-V data from the prototype chip.
REFERENCE CURRENT GENERATION THEORIES
Long channel devices are used in the reference current generators to provide square-law saturation drain current ( I D s~~) characteristics and minimize impact of critical dimension (CD) variations on device parameters. Theory for the FV scheme is illustrated in Fig. 3 . Forward body bias is applied to one of the transistors in a matched pair to introduce a "controllable" difference in their threshold voltages (V,> and effective mobilities MEFF). The two devices in the pair, operating in the saturation region, also receive different gate-to-source bias values ( V G~, and VGn) generated by scaled-bandgap voltage references. ZDSAT of one of the devices is then scaled by a factor (ZmTlo), and subtracted from that of the other device to produce the reference current (IREF). For a given value of v , , , vGSl and z&4T/O are solved such that IREF values at opposite comers of temperature (7') and process (P) range are equal, as shown in Fig. 3 . This coefficient b. The output voltage is then scaled by a factor a to generate the gate-to-source bias ( VGs) that automatically tracks changes in VT of the device across process. For a given value of a, the temperature-coefficient b is solved to produce equal IDSAT values at two different temperatures (TI & T2). Both devices in the matched pair have zero body bias, but use different combinations of (a, b) to achieve two temperature-invariant currents. The temperature-compensated current ( I r a ) of one of the devices is then scaled by a factor Z , , and subtracted from that of the other device (ITcl) to produce the reference current IREF. To achieve process compensation in addition to temperature (Fig. 5 ) across process and temperature (40°C to 110°C). In Fig. 5 , the x-axis represents "process" by sorting dies based on their VT extracted at 80°C from high VT (slow die) to low V, (fast die). As expected when gate bias is much larger than VT, the mobility dominates saturation current and just as mobility decreases with increasing temperature, so does the current. For the FV scheme, 500mV forward body bias is applied to one of the devices in the matched pair. Values of VGsl and ZMTIO are determined from the theory by fixing VcSz (in this case at 0.64V) and solving the two coupled equations in Fig. 3 . The VT and X values to be used are extracted from I-V data measured at 40°C and 110°C on two dies at the extremes of the process range (the dies with the highest and lowest VT values). Maximum variation of the resulting process-and temperature-compensated reference current is only *5%, compared to *ll% variation in the uncompensated ZDSAT (Fig. 6 ). In the SV technique, values of bl and b2 for the matched device pair, which are required for temperature compensation, are determined from the theory by choosing values for U , and u2 and solving the quadratic equation for ZTC from the top half of Fig. 4 . The VT, VTo and X values to be used are extracted from measured I-V data of devices on a nominal die at 40°C and 110°C. Note that the temperature compensation remains effective for all dies across the process range, even though the "trimming" of bl and b2 values is based on device characteristics of a nominal die. This is most likely due to the fact that the VTo-generator automatically compensates for some process variation and is demonstrated in Fig. 7 . For each die, the currents at 40, 80 and 110°C nearly overlap. Because of the near ideal temperature compensation of the SV technique, o/p of the resulting ITc is 1% (Fig. 7) across temperature, compared to 6% for the uncompensated IDSAT. To achieve process compensation in the SV technique, the ZMTIO value is determined by solving the equation in the middle of Fig. 4 using the measured IT,, and Z T C~ from two dies at the extremes of the process range at 80°C. Maximum variation of the resulting process-and temperature-compensated reference current is only *6% (Fig. 8) . 
STATISTICAL ANALYSIS
Both the FV and SV techniques only compensate for linear components of variation across process and temperature. The residual variation is primarily the non-linear component, which can be very sensitive to the choice of dies representing P I and P2. As mentioned in Section 3, a total of 148 dies were measured.
The comparisons of the FV and SV techniques to the uncompensated current in Section 3 consider only the best case since they assume that the slowest ( P I , with highest VT) and fastest (P2, with lowest VT) dies in the entire 148-die population are known a priori. Since it is typically impractical to measure the entire population of dies, the dies chosen to represent Pi and P2 depend on the available die samples; more samples lead to a wider range and more accurate representation of the process distribution. To simulate the effect a limited number of samples has on the achievable compensation, two arbitrary combinations of P , and P2 were chosen and the spread in V, of each combination was measured. The resulting IREF variations for the two PI/P2 combinations, along with the original best case, are shown in Figs. 9 (for FV) and 10 (for SV). "0" in the x-axis is the standard deviation of V, across all 148 dies and is used as the unit for process spread. These figures show little sensitivity of IREF variation to the process spread between P1 and P2. medians and inter-quartile distances reduce. Conversely, there is no trend of improvement for the SV technique as available spread increases. One possible explanation for the difference is that FV performs process and temperature compensation simultaneously, via the coupled equations, whereas SV compensates for temperature and then process in separate steps.
As demonstrated in Figs. 9 and 10, both techniques can succeed if the right P I and P2 combination is chosen fortuitously. In fact, according to the box-plots, there is about a 25% chance that a Pi/P2 combination will yield less than h5% variation for both SV and FV (except for categories D, E and F for SV). But statistically, the FV technique is more likely to result in an IREF with low variation. In the SV technique, there is a much higher chance that the resulting IREF could have even larger variation than the uncompensated current (see the top ticks of the box-plots in Fig. 12 , which mark the ninetieth percentiles). 
CONCLUSIONS
The fixed-voltage (FV) and scaled-VTo (SV) techniques, two sub-1 V MOS-based reference current generators, were proposed to provide immunity against both temperature and process variations. Measurements on a prototype chip, implemented in a 150nm logic process technology, were used to validate the reference current generation theories and show that -2X reduction in current variation is achievable across extremes of process and temperature. Process compensation was statistically shown to be more robust for FV than for SV.
